

A Two-way Path between Formal and Informal Design of Embedded Systems

Mingshuai Chen¹, Anders P. Ravn², Shuling Wang¹, Mengfei Yang³, Naijun Zhan¹

¹ State Key Lab. of Computer Science, Institute of Software, Chinese Academy of Sciences

² Department of Computer Science, Aalborg University

³ Chinese Academy of Space Technology

Reykjavík, June 2016

Motivations

Simulation-Based Design

- engineers
- efficient
- incomplete

Formal Verification

- theorists
- costly
- reliable

Motivations

Simulation-Based Design

- engineers
- efficient
- incomplete



Formal Verification

- theorists
- costly
- reliable


Outline

- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams
- 3 A Case Study on the Control Program of a Lunar Lander
- 4 Justifying Correctness of the Translation Using UTP
- 5 Concluding Remarks

Outline



- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams
- 3 A Case Study on the Control Program of a Lunar Lander
- 4 Justifying Correctness of the Translation Using UTP
- 5 Concluding Remarks

Verification Architecture



Simulink Diagrams

- A **data flow diagram** : **blocks** connected with **wires**.
- Example : $\dot{v} = 1, \dot{s} = v + 2$



- Blocks are running **in parallel** by receiving inputs and computing outputs.
- **Sample time** : $0/-1/\text{positive value } t$.

Hybrid CSP (HCSP)

■ Syntax :

$$\begin{aligned}
 P & ::= \text{skip} \mid x := e \mid ch?x \mid ch!e \mid P; Q \mid B \rightarrow P \mid P \sqcup Q \mid P^* \\
 & \quad \mid \langle F(\dot{s}, s) = 0 \& B \rangle \mid \langle F(\dot{s}, s) = 0 \& B \rangle \triangleright \prod_{i \in I} (i \circ a_i \rightarrow Q_i) \\
 S & ::= P \mid S \parallel S
 \end{aligned}$$

■ Example : `timeout` $\langle F(\dot{s}, s) = 0 \& B \rangle \triangleright_d Q$ can be defined by

$$t := 0; \langle F(\dot{s}, s) = 0 \wedge \dot{t} = 1 \& t < d \wedge B \rangle; t \geq d \rightarrow Q$$

Outline

- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams**
- 3 A Case Study on the Control Program of a Lunar Lander
- 4 Justifying Correctness of the Translation Using UTP
- 5 Concluding Remarks

Arithmetic Expressions

$$e \hat{=} x | c | -e | (e) | e + e | e - e | e * e | e / e$$




Figure : $x - 1 + y * ((-2)/3.4)$

Boolean Expressions

$$B \hat{=} \top \mid \perp \mid e \triangleright e \mid \neg B \mid (B) \mid B \wedge B \mid B \vee B, \triangleright \in \{<, \leq, >, \geq, =, \neq\}$$




Figure : $\top \wedge (2 < 3 \vee 4 = 4 \vee 6 > 5) \Rightarrow \perp$

Differential Equations

$$F \hat{=} \dot{s} = e \mid F, F$$




Figure : $\dot{v} = 1, \dot{s} = v + 2$

Skip

skip



$$ok' = ok$$

Assignment



 $x := e$


Figure : $x := x + y * z$

$$ok' = ok \quad x' = \begin{cases} x'_{new}, & ok \wedge \neg d(ok) \\ x, & \neg ok \wedge \neg d(ok) \\ d(x'), & d(ok) \end{cases} \quad u' = u$$

Continuous Evolution


$$\langle F(\dot{s}, s) = 0 \& B \rangle$$



$$en = ok \wedge d(B) \quad ok' = ok \wedge \neg d(B) \quad s' = \begin{cases} s'_F, & ok \\ s, & \neg ok \end{cases}$$

Sequential


$P; Q$



$$ok_P = ok \quad ok_Q = ok'_P \quad ok' = ok'_Q$$

$$x_P = x \quad x_Q = x'_P \quad x' = x'_Q$$

Repetition

 P^*


$$n = ok \times (d(n) + d(ok'_p \wedge \neg d(ok'_p)))$$


$$ok_p = ok \wedge (n == d(n) \vee n \geq N)$$

$$ok' = ok \wedge ok'_p \wedge (n \geq N)$$


$$x_p = \begin{cases} d(x'_p), & n > 0 \\ x, & n == 0 \end{cases}$$

Communication Events

ch!e



ch?x



$$re' = ok \wedge \neg ok' \quad ok' = f(d(re \wedge re'))$$

$$e' = \begin{cases} e, & \neg d(ok) \\ d(e'), & d(ok) \end{cases}$$

$$re' = ok \wedge \neg ok' \quad ok' = f(d(re \wedge re'))$$

$$x' = \begin{cases} x, & \neg ok' \\ \neg d(ok') \times ch + d(ok') \times d(x'), & ok' \end{cases}$$

Parallel


 $P \parallel Q$ 

Figure : $e := 0; ch!e; < \dot{e} = 1 \& e < 2 >; ch!e \parallel x := 3; ch?x; ch?x$




$$ok_P = ok_Q = ok \quad ok' = ok'_P \wedge ok'_Q \quad re_{ch_P} = \bigvee_{i=1}^n re'_{ch_i_Q} \quad re_{ch_Q} = \bigvee_{j=1}^m re'_{ch_j_P}$$

Outline

- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams
- 3 A Case Study on the Control Program of a Lunar Lander**
- 4 Justifying Correctness of the Translation Using UTP
- 5 Concluding Remarks

Design Problem

■ Mission Description



■ Design Objectives

- (R1) $|v + 2| \leq 0.05\text{m/s}$ during the slow descent phase and before touchdown;
- (R2) $|v| < 5\text{m/s}$ at the time of touchdown;

From Simulink to HCSP

$$\begin{aligned}
 P &\hat{=} PC \parallel PD \\
 PC &\hat{=} v := -2; m := 1250; r := 30; \\
 &\quad (\langle Sys_1 \&f > 3000 \rangle \sqsupseteq Comm1; \\
 &\quad \langle Sys_2 \&f \leq 3000 \rangle \sqsupseteq Comm1)^* \\
 PD &\hat{=} t := 0; g := 1.622; vslw := -2; f_1 = 2027.5; \\
 &\quad (ch_v?v_1; ch_m?m_1; f_1 := m_1 * a1C; ch_f!f_1; \\
 &\quad temp := t; \langle t = 1 \&t < temp + 0.128 \rangle)^* \\
 a1C &\hat{=} g - 0.01 * (f_1 / m_1 - g) - 0.6 * (v_1 - vslw) \\
 Sys_1 &\hat{=} \dot{m} = -f/2548, \dot{v} = f/m - 1.622, \dot{r} = v \\
 Sys_2 &\hat{=} \dot{m} = -f/2842, \dot{v} = f/m - 1.622, \dot{r} = v \\
 Comm1 &\hat{=} ch_f?f \rightarrow skip \parallel ch_v!v \rightarrow skip \parallel ch_m!m \rightarrow skip
 \end{aligned}$$

From HCSP to Simulink




Figure : The top-level view of the translated Simulink model

Simulation Results




Figure : The evolution of velocity v in physical plant PC

Outline

- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams
- 3 A Case Study on the Control Program of a Lunar Lander
- 4 Justifying Correctness of the Translation Using UTP**
- 5 Concluding Remarks

Proving Target

$$\llbracket P \rrbracket \Leftrightarrow \llbracket \text{H2S}(P) \rrbracket \quad ?$$

Reactive Design

- A *sequential program* is represented by a **design** $D = (\alpha, P)$, where
 - α : the set of state variables (observables), $\{x, x', ok, ok'\}$;
 - P : a predicate, denoted by $\rho(x) \vdash R(x, x')$, and defined as

$$(ok \wedge \rho(x)) \Rightarrow (ok' \wedge R(x, x')).$$

- The domain of designs forms a **complete lattice** with the refinement partial order, and this lattice is closed under the classical programming constructs.
- A *concurrent and reactive program* is defined by a **reactive design** P ,

$$\mathcal{H}'(P) = P \quad (\text{Healthiness condition})$$

with $\mathcal{H}'(P) \hat{=} (\vdash \wedge_{x \in \alpha(P)} x' = x \wedge \text{wait}' = \text{wait}) \triangleleft \text{wait} \triangleright P$.

Hybrid Design

Hybrid Design

A design is called a **hybrid design** if it meets the healthiness condition

$$\mathcal{H}(S) = S, \quad \text{where}$$

$$\mathcal{H}(S) \hat{=} (\vdash \mathbf{x}' = \mathbf{x} \wedge \text{wait}' = \text{wait} \wedge S_C) \triangleleft \text{wait} \triangleright S.$$

with $S_C \hat{=} \langle F(\dot{s}, s) = 0 \& B \rangle$.

- allowing function variables and quantifications over functions;
- continuous dynamics S_C is not blockable by communications;
- *now*, *now'*;
- $\text{Periodic}(ch^*, st) \hat{=} \forall n \in \mathbb{N}. t = n * st \Rightarrow ch^*(t)$.

Blocks

$$\begin{aligned} & \llbracket B(ps, in, out) \rrbracket \\ \hat{=} & \mathcal{H}(Ass \vdash out(0) = ps.init \wedge \bigwedge_{k=1}^m (B_k(ps, in) \Rightarrow P_k(ps, in, out))) \end{aligned}$$

Continuous Blocks

$$\llbracket \mathcal{B}(ps, in, out) \rrbracket \hat{=} \mathcal{H}(in! \vdash out(0) = ps.init \wedge$$

$$\left(\begin{array}{l} B_1(in, ps) \Rightarrow F_1(\dot{out}, out, in, ps) = 0 \wedge \cdots \wedge \\ B_m(in, ps) \Rightarrow F_m(\dot{out}, out, in, ps) = 0 \end{array} \right) \wedge out!),$$

with *wait* $\hat{=} \neg out?$.

Continuous Blocks

$$\llbracket \mathcal{B}(ps, in, out) \rrbracket \hat{=} \mathcal{H}(in! \vdash out(0) = ps.init \wedge \left(\begin{array}{l} B_1(in, ps) \Rightarrow F_1(\dot{out}, out, in, ps) = 0 \wedge \cdots \wedge \\ B_m(in, ps) \Rightarrow F_m(\dot{out}, out, in, ps) = 0 \end{array} \right) \wedge out!),$$

with $wait \hat{=} \neg out?$.

Example

- A **Constant** block generates a scalar constant value :

$$\llbracket \text{Constant}(ps.c, out) \rrbracket \hat{=} \mathcal{H}(\vdash out(0) = c \wedge \dot{out} = 0 \wedge out!).$$

- A **Delay** block holds and delays its input by one sample period :

$$\llbracket \text{Delay}(ps, in, out) \rrbracket \hat{=} \mathcal{H}(in! \vdash \left(\begin{array}{l} cnow < ps.st \Rightarrow out(cnow) = ps.init \wedge \\ cnow \geq ps.st \Rightarrow out(cnow) = in(cnow - ps.st) \end{array} \right) \wedge out!).$$

- The **Integrator** block outputs the value of the integral of its input signal :

$$\llbracket \text{Integrator}(ps, in, out) \rrbracket \hat{=} \mathcal{H}(in! \vdash out(0) = ps.init \wedge (\dot{out} = in \wedge out!).)$$

Discrete Blocks

$$\begin{aligned} \llbracket DB(ps, in, out) \rrbracket &\hat{=} \mathcal{H}(\text{Periodic}(in!, ps.st) \wedge \text{Periodic}(out?, ps.st) \vdash out(0) = ps.init \wedge \\ &\text{Periodic}(out!, ps.st) \wedge (\exists n \in \mathbb{N}. cnow = n * st) \Rightarrow \\ &\left(\begin{array}{l} B_1(in, ps) \Rightarrow \llbracket P_{comp_1}(in, out, ps) \rrbracket \wedge \dots \wedge \\ B_m(in, ps) \Rightarrow \llbracket P_{comp_m}(in, out, ps) \rrbracket \end{array} \right), \end{aligned}$$

with $wait \hat{=} \neg \exists n \in \mathbb{N}. cnow = n * st.$

Discrete Blocks

$$\begin{aligned} \llbracket \mathbf{DB}(ps, in, out) \rrbracket &\hat{=} \mathcal{H}(\text{Periodic}(in!, ps.st) \wedge \text{Periodic}(out?, ps.st) \vdash out(0) = ps.init \wedge \\ &\text{Periodic}(out!, ps.st) \wedge (\exists n \in \mathbb{N}. cnow = n * st) \Rightarrow \\ &\left(\begin{array}{l} B_1(in, ps) \Rightarrow \llbracket P_{comp_1}(in, out, ps) \rrbracket \wedge \dots \wedge \\ B_m(in, ps) \Rightarrow \llbracket P_{comp_m}(in, out, ps) \rrbracket \end{array} \right)), \end{aligned}$$

with $wait \hat{=} \neg \exists n \in \mathbb{N}. cnow = n * st.$

Example

- The logical operator **And** performs conjunction on its inputs :

$$\begin{aligned} \llbracket \mathbf{And}(ps.l, \{in_i\}_{i \in I}, out) \rrbracket &\hat{=} \mathcal{H}(\bigwedge_{i \in I} \text{Periodic}(in_i!, ps.st) \wedge \text{Periodic}(out?, ps.st) \vdash \\ &\text{Periodic}(out!, ps.st) \wedge \exists n \in \mathbb{N}. cnow = n * ps.st \Rightarrow out = \bigwedge_{i \in I} in_i). \end{aligned}$$

- The **Switch** block passes through the first or the third input :

$$\begin{aligned} &\llbracket \mathbf{Switch}(ps, in_1, in_2, in_3, out) \rrbracket \\ &\hat{=} \mathcal{H}(\bigwedge_{i=1}^3 \text{Periodic}(in_i!, ps.st) \wedge \text{Periodic}(out?, ps.st) \vdash \text{Periodic}(out!, ps.st) \wedge \\ &(\exists n \in \mathbb{N}. cnow = n * ps.st) \Rightarrow \left(\begin{array}{l} ps.op(in_2, ps.c) \Rightarrow out = in_1 \wedge \\ \neg ps.op(in_2, ps.c) \Rightarrow out = in_3 \end{array} \right)). \end{aligned}$$

Diagrams

Example




Figure : A diagram performing $out = in + c$

$$\llbracket \text{Diag}(ps, in, out) \rrbracket \cong \exists out'. \mathcal{H}(\text{Periodic}(in!, ps.st) \wedge \text{Periodic}(out?, ps.st) \vdash \\ (\llbracket \text{Constant}(ps, out') \rrbracket \wedge \llbracket \text{Add}(ps, \{+1, +1\}, \{in_1, in_2\}, out) \rrbracket [in/in_1, out'/in_2]).$$

Subsystems

- Normal subsystem :

$$\llbracket \text{NSub}(ps, \{in_i\}_{i \in I}, \{out_j\}_{j \in J}) \rrbracket \hat{=} \llbracket \text{Diag}(ps, \{in'_i\}_{i \in I'}, \{out'_j\}_{j \in J'}) \rrbracket [\sigma].$$

- Enabled subsystem :

$$\begin{aligned} \llbracket \text{ESub}(ps, \{in_i\}_{i \in I}, en, \{out_j\}_{j \in J}) \rrbracket \hat{=} & \text{en}(\text{now}) > 0 \Rightarrow \llbracket \text{NSub}(ps, \{in_i\}_{i \in I}, en, \{out_j\}_{j \in J}) \rrbracket \wedge \\ & \text{en}(\text{now}) \leq 0 \Rightarrow \text{out}(\text{now}) = \text{out}(\text{now} - ps.st). \end{aligned}$$

Timed Observation

- Alphabet of a hybrid system :

- $\mathcal{V}(P)$: the set of variable names, arranged as a vector \mathbf{v} .

- $\mathcal{I}\Sigma(P)$: the set of input channel names.

- $\mathcal{O}\Sigma(P)$: the set of output channel names. $\Sigma(P) \triangleq \mathcal{I}\Sigma(P) \cup \mathcal{O}\Sigma(P)$ is put in a vector ch_p .

- Timed observation :

$$\langle now, \mathbf{v}, \mathbf{f}_v, re_{ch^*}, msg_{ch} \rangle.$$

- Constant notations :

$$const(\mathbf{f}, \mathbf{b}, t_1, t_2) \triangleq \forall t \in [t_1, t_2]. \mathbf{f}(t) = \mathbf{b},$$

$$const^l(\mathbf{f}, \mathbf{b}, t_1, t_2) \triangleq \forall t \in [t_1, t_2]. \mathbf{f}(t) = \mathbf{b},$$

$$const^r(\mathbf{f}, \mathbf{b}, t_1, t_2) \triangleq \forall t \in (t_1, t_2]. \mathbf{f}(t) = \mathbf{b}.$$

UTP Semantics for HCSP

Example

$$\llbracket \text{skip} \rrbracket \hat{=} \mathcal{H}(\vdash \text{now}' = \text{now} \wedge \mathbf{v}' = \mathbf{v} \wedge \text{const}(\mathbf{f}_{\mathbf{v}}, \mathbf{v}, \text{now}, \text{now}') \wedge \underbrace{\text{const}(\text{re}_{ch*}, \mathbf{0}, \text{now}, \text{now}') \wedge \text{const}(\text{msg}_{ch}, \text{msg}_{ch}(\text{now}), \text{now}, \text{now}')}_{RE}).$$

$$\llbracket x := e \rrbracket \hat{=} \mathcal{H}(\vdash \text{now}' = \text{now} \wedge x' = e \wedge \mathbf{u}' = \mathbf{u} \wedge \text{const}(\mathbf{f}_x, e, \text{now}, \text{now}') \wedge \text{const}(\mathbf{f}_{\mathbf{u}}, \mathbf{u}, \text{now}, \text{now}') \wedge RE).$$

$$\llbracket \langle F(\dot{s}, s) = 0 \& B \rangle \rrbracket \hat{=} (\vdash F(\dot{s}, s = 0) \wedge \dot{t} = 1) \triangleleft B \triangleright \llbracket \text{skip} \rrbracket.$$

UTP Semantics for HCSP

Example (Closed under Sequential Composition)

$$\llbracket P; Q \rrbracket \hat{=} \llbracket P \rrbracket \mathbin{\text{;}} \llbracket Q \rrbracket,$$

where for

$$H_1 \hat{=} (\vdash \wedge_{x \in \mathcal{V}(H_1)} x' = x \wedge \mathit{wait}'_{H_1} = \mathit{wait}_{H_1} \wedge S_{H_1}) \triangleleft \mathit{wait}_{H_1} \triangleright (\rho_{H_1} \vdash R_{H_1}),$$

$$H_2 \hat{=} (\vdash \wedge_{x \in \mathcal{V}(H_2)} x' = x \wedge \mathit{wait}'_{H_2} = \mathit{wait}_{H_2} \wedge S_{H_2}) \triangleleft \mathit{wait}_{H_2} \triangleright (\rho_{H_2} \vdash R_{H_2}),$$

$$H_1 \mathbin{\text{;}} H_2 \hat{=} \exists \mathit{wait}_{H_1}, \mathit{wait}_{H_2}. \exists \mathbf{v}_{H_1}, \mathit{now}_{H_1}, \mathit{ok}_{H_1}.$$

$$\exists \mathbf{f}_{\mathbf{v}_{H_1}}, \mathit{re}_{\mathit{ch}_{H_1}^*}, \mathit{msg}_{\mathit{ch}_{H_1}}, \mathbf{f}_{\mathbf{v}_{H_2}}, \mathit{re}_{\mathit{ch}_{H_2}^*}, \mathit{msg}_{\mathit{ch}_{H_2}}.$$

$$(\vdash (\mathit{wait}_{H_1} \Rightarrow \Pi_{H_1}) \wedge (\mathit{wait}_{H_2} \Rightarrow \Pi_{H_2}) \wedge \mathit{wait}' = \mathit{wait}) \triangleleft \mathit{wait} \triangleright$$

$$(\neg \mathit{wait}_{H_1} \wedge \mathit{wait}_{H_2} \wedge r_{H_1} \vdash R_{H_1}) \sigma_{H_1} \wedge$$

$$(\neg \mathit{wait}_{H_1} \wedge \neg \mathit{wait}_{H_2} \wedge r_{H_2} \vdash R_{H_2}) \sigma_{H_2} \wedge$$

$$\forall t \in [\mathit{now}, \mathit{now}_{H_1}]. \mathit{wait}(t) = \mathit{wait}_{H_1}(t) \wedge$$

$$\mathbf{f}_{\mathbf{v}}(t) = \mathbf{f}_{\mathbf{v}_{H_1}}(t) \wedge \mathit{re}_{\mathit{ch}^*}(t) = \mathit{re}_{\mathit{ch}_{H_1}^*}(t) \wedge \mathit{msg}_{\mathit{ch}}(t) = \mathit{msg}_{\mathit{ch}_{H_1}}(t) \wedge$$

$$\forall t \in [\mathit{now}_{H_1}, \mathit{now}']. \mathit{wait}(t) = \mathit{wait}_{H_2}(t) \wedge$$

$$\mathbf{f}_{\mathbf{v}}(t) = \mathbf{f}_{\mathbf{v}_{H_2}}(t) \wedge \mathit{re}_{\mathit{ch}^*}(t) = \mathit{re}_{\mathit{ch}_{H_2}^*}(t) \wedge \mathit{msg}_{\mathit{ch}}(t) = \mathit{msg}_{\mathit{ch}_{H_2}}(t).$$

UTP Semantics for HCSP

Example (Repetition)

$$\llbracket P^* \rrbracket \Leftrightarrow \llbracket \text{rec } X.(\text{skip} \sqcup (P; X)) \rrbracket \Leftrightarrow \exists N. \llbracket P^N \rrbracket,$$

with $P^0 \hat{=} \text{skip}$.

Example (Receiving Event)

$$\llbracket ch?x \rrbracket \hat{=} \vdash LHS \triangleleft re_{ch?} \wedge \neg re_{ch!} \triangleright RHS,$$

where

$$LHS \hat{=} \dot{t} = 1 \wedge x' = x \wedge \mathbf{u}' = \mathbf{u},$$

$$RHS \hat{=} now' = now + d \wedge re'_{ch?} = 0 \wedge re'_{ch!} = 0 \wedge \mathbf{u}' = \mathbf{u} \wedge x' = msg_{ch}(now') \wedge \\ const^d(re_{ch?}, 1, now, now') \wedge const^d(re_{ch!}, 0, now, now').$$

UTP Semantics for HCSP

Example (Closed under Parallel Composition)

$$\llbracket P \parallel Q \rrbracket \cong \llbracket P \rrbracket \parallel \llbracket Q \rrbracket .$$

Correctness

Theorem (Correctness)

Given an HCSP process P , denote the translated Simulink diagram by $H2S(P)$. Suppose there is a correspondence (denoted by EA) between $\llbracket P \rrbracket$ and $\llbracket H2S(P) \rrbracket$, i.e., $now = gst$, $now' = \tau$, $ok = In_ok(gst) = \top$, $ok' = Out_ok(\tau)$, $v = In_v(gst)$, $v' = Out_v(\tau)$, $f_v = Out_v|_{[gst, \tau]}$, $re_{ch*} = Out_re_{ch*}|_{[gst, \tau]}$, and $msg_{ch} = Out_re_{ch}|_{[gst, \tau]}$, then we have

$$Periodic(in!, ps.gst) \wedge Periodic(out?, ps.gst) \Rightarrow (\llbracket P \rrbracket \Leftrightarrow \llbracket H2S(P) \rrbracket)|_{[gst, \tau]}$$

as $gst \rightarrow 0$.

Outline

- 1 Background
- 2 Translating HCSP Processes to Simulink Diagrams
- 3 A Case Study on the Control Program of a Lunar Lander
- 4 Justifying Correctness of the Translation Using UTP
- 5 Concluding Remarks**

Concluding Remarks

- 1 A **translator** from HCSP formal models into Simulink graphical models :
 - simulating and testing HCSP formal models using the MATLAB platform ;
 - flexibly shifting between formal and informal models according to a desired trade-off.
- 2 A **UTP semantics** for both simulink and HCSP.
- 3 A UTP based **semantical foundation** to justify that the translation preserves semantics.