Compiler Construction

Lecture 19: Code Generation V (Machine Code)

Thomas Noll

Lehrstuhl für Informatik 2 (Software Modeling and Verification)



noll@cs.rwth-aachen.de

http://moves.rwth-aachen.de/teaching/ss-14/cc14/

Summer Semester 2014


Outline

Generation of Machine Code

Register Allocation

Outlook

Conceptual Structure of a Compiler



Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)



Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)

Goal: runtime and storage efficiency

- fast backend
- fast and compact code
- low memory requirements for data

Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)

Goal: runtime and storage efficiency

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: decreasing speed & costs

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache ("fast" RAM)
- main memory ("slow" RAM)
- background storage (disks, sticks, ...)

Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)

Goal: runtime and storage efficiency

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: decreasing speed & costs

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache ("fast" RAM)
- main memory ("slow" RAM)
- background storage (disks, sticks, ...)

Principle: use fast memory whenever possible

- evaluation of expressions in registers (instead of data/runtime stack)
- code/procedure stack/heap in main memory

Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)

Goal: runtime and storage efficiency

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: decreasing speed & costs

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache ("fast" RAM)
- main memory ("slow" RAM)
- background storage (disks, sticks, ...)

Principle: use fast memory whenever possible

- evaluation of expressions in registers (instead of data/runtime stack)
- code/procedure stack/heap in main memory

Instruction set: depending on

- number of operands
- type of operands
- addressing modes



Code Generation Phases

- Register allocation: registers used for
 - values of (frequently used) variables and intermediate results
 - computing memory addresses (array indexing, ...)
 - passing parameters to procedures/functions
- Instruction selection:
 - translation of abstract instructions into (sequences of) real instructions
 - employ special instructions for efficiency (e.g., INC(x) rather than ADD(x,1))
- Instruction scheduling (placement): increase level of parallelism and/or pipelining by smart ordering of instructions

Code Generation Phases

- Register allocation: registers used for
 - values of (frequently used) variables and intermediate results
 - computing memory addresses (array indexing, ...)
 - passing parameters to procedures/functions
- Instruction selection:
 - translation of abstract instructions into (sequences of) real instructions
 - employ special instructions for efficiency (e.g., INC(x) rather than ADD(x,1))
- Instruction scheduling (placement): increase level of parallelism and/or pipelining by smart ordering of instructions

Outline

Generation of Machine Code

Register Allocation

Outlook



Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Target machine with

r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Example 19.1

Assignment:

```
z := (u+v)-(w-(x+y))
```

Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Instruction types:

```
\begin{array}{ll} \mathbf{R}_i := \mathbf{M}[a] \\ \mathbf{M}[a] := \mathbf{R}_i \\ \mathbf{R}_i := \mathbf{R}_i \ op \ \mathbf{M}[a] \\ \mathbf{R}_i := \mathbf{R}_i \ op \ \mathbf{R}_j \\ \text{(with address } a \text{)} \end{array}
```

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Target machine with r registers R_0 , R_1 , ..., R_{r-1}

and main memory M

Instruction types:

$$R_i := M[a]$$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction sequence

for
$$r = 2$$
:
$$R_0 := M[u]$$

$$R_0 := R_0 + M[v]$$

$$R_1 := M[x]$$

$$R_1 := R_1 + M[y]$$

$$M[t] := R_1$$

$$R_1 := M[w]$$

$$R_1 := R_0 - R_1$$

$$M[z] := R_0$$

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Instruction types:

$$R_i := M[a]$$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction sequence Shorter sequence:

for
$$r = 2$$
:
$$R_0 := M[u]$$

$$R_0 := R_0 + M[v]$$

$$R_1 := M[x]$$

$$R_1 := R_1 + M[y]$$

$$M[t] := R_1$$

$$R_1 := M[w]$$

$$R_1 := R_1 - M[t]$$

$$R_0 := R_0 - R_1$$

$$M[z] := R_0$$

$$\begin{array}{l} R_0 := M[w] \\ R_1 := M[x] \\ R_1 := R_1 + M[y] \\ R_0 := R_0 - R_1 \\ R_1 := M[u] \\ R_1 := R_1 + M[v] \\ R_1 := R_1 - R_0 \\ M[z] := R_1 \end{array}$$

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$
Target machine with

Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Instruction types:

$$R_i := M[a]$$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction sequence Shorter sequence:

$$\begin{array}{lll} \text{for } r=2 : \\ & R_0 := M[u] \\ & R_0 := R_0 + M[v] \\ & R_1 := M[x] \\ & R_1 := R_1 + M[y] \\ & M[t] := R_1 \\ & R_1 := M[w] \\ & R_1 := R_1 - M[t] \\ & R_1 := R_1 - M[t] \\ & R_1 := R_1 - R_0 \\ & R_1 := R_1 - R_1 \\$$

• Reason: first variant requires intermediate storage t for x+y

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Instruction types:

$$R_i := M[a]$$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction sequence Shorter sequence:

```
for r=2:
    R_0 := M[u]
                              R_0 := M[w]
    R_0 := R_0 + M[v]
                              R_1 := M[x]
    R_1 := M[x]
                              R_1 := R_1 + M[v]
    R_1 := R_1 + M[y]
                              R_0 := R_0 - R_1
 M[t] := R_1
                              R_1 := M[u]
    R_1 := M[w]
                              R_1 := R_1 + M[v]
    R_1 := R_1 - M[t]
                              R_1 := R_1 - R_0
    R_0 := R_0 - R_1
                           M[z] := R_1
 M[z] := R_0
```

- Reason: first variant requires intermediate storage t for x+y
- How to compute systematically?

Example 19.1

Assignment:

$$z := (u+v)-(w-(x+y))$$

Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M

Instruction types:

$$R_i := M[a]$$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction sequence Shorter sequence:

$$\begin{array}{lll} \text{for } r=2 : \\ & R_0 := M[u] \\ & R_0 := R_0 + M[v] \\ & R_1 := M[x] \\ & R_1 := R_1 + M[y] \\ & R_1 := R_0 - R_1 \\ & R_1 := R_1 - M[t] \\ & R_1 := R_1 - R_0 \\ & R_1 := R_1$$

- Reason: first variant requires intermediate storage t for x+y
- How to compute systematically?
- Idea: start with register-intensive subexpressions

Register Optimization

- Let $e = e_1$ op e_2 .
- Assumption: e_i requires r_i registers for evaluation

Register Optimization

- Let $e = e_1$ op e_2 .
- Assumption: e_i requires r_i registers for evaluation
- Evaluation of e:
 - if $r_1 < r_2 \le r$, then e can be evaluated using r_2 registers:
 - evaluate e_2 (using r_2 registers)
 - 2 keep result in 1 register
 - solution evaluate e_1 (using $r_1 + 1 \le r_2$ registers in total)
 - combine results
 - if $r_2 < r_1 \le r$, then e can be evaluated using r_1 registers
 - if $r_1 = r_2 < r$, then e can be evaluated using $r_1 + 1$ registers
 - if more than *r* registers required: use main memory as intermediate storage

Register Optimization

- Let $e = e_1$ op e_2 .
- Assumption: e_i requires r_i registers for evaluation
- Evaluation of e:
 - if $r_1 < r_2 \le r$, then e can be evaluated using r_2 registers:
 - evaluate e_2 (using r_2 registers)
 - 2 keep result in 1 register
 - solution evaluate e_1 (using $r_1 + 1 \le r_2$ registers in total)
 - combine results
 - if $r_2 < r_1 \le r$, then e can be evaluated using r_1 registers
 - if $r_1 = r_2 < r$, then *e* can be evaluated using $r_1 + 1$ registers
 - if more than *r* registers required: use main memory as intermediate storage
- The corresponding optimization algorithm works in two phases:
 - \bullet Marking phase (computes r_i values)
 - @ Generation phase (produces actual code)

(for details see Wilhelm/Maurer: Übersetzerbau, 2. Auflage, Springer, 1997, Sct. 12.4)

Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)

Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+v))$$
:



Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+y))$$
:



Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+y))$$
:



Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+y))$$
:



Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+y))$$
:



Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x)


Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$

$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

$$e = (u+v)-(w-(x+y))$$
:



The Generation Phase I

• **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement r(e)

The Generation Phase I

- **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement r(e)
- Data structures used in Algorithm 19.4:
 - RS: stack of available registers (initially: all registers; never empty)CS: stack of available main memory cells

DATT-

The Generation Phase I

- **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement r(e)
- Data structures used in Algorithm 19.4:

```
RS: stack of available registers
(initially: all registers; never empty)
CS: stack of available main memory cells
```

• Auxiliary procedures used in Algorithm 19.4:

The Generation Phase II

Algorithm 19.4 (Generation phase)

```
Input: expression e, annotated with register requirement r(e)
    Variables: RS: stack of registers;
                CS: stack of memory cells;
                R: register; C: memory cell;
   Procedure: recursive execution of procedure code(e), defined by code(e) :=
(1) if e = x, r(x) = 1: % left leaf
                                              (4) if e = e_1 op e_2, r(e_1) \ge r(e_2),
  output(top(RS)) := M[x]
                                                   r(e_2) < r:
                                                code(e_1);
(2) if e = e_1 op y, r(y) = 0: % right leaf
                                                R := pop(RS);
  code(e_1);
                                                code(e_2);
  output(top(RS):=top(RS) \ op \ M[y])
                                                output(R:=R \ op \ top(RS));
(3) if e = e_1 op e_2, r(e_1) < r(e_2), r(e_1) < r:
                                                push(RS,R)
  exchange(RS);
                                              (5) if e = e_1 op e_2, r(e_1) \ge r, r(e_2) \ge r:
  code(e_2);
                                                code(e_2);
  R := pop(RS);
                                                C := pop(CS);
  code(e_1);
                                                output(M[C] := top(RS));
  output(top(RS):=top(RS) \ op \ R);
                                                code(e_1);
  push(RS,R);
                                                output(top(RS):=top(RS) \ op \ M[C]);
  exchange(RS)
                                                push(CS, C)
      Output: optimal (= shortest) code for evaluating e
```

The Generation Phase III

- Invariants of Algorithm 19.4:
 - after executing code(e), both RS and CS have their original values
 - after executing the machine code produced by code(e), the value of e is stored in the topmost register of RS


The Generation Phase III

- Invariants of Algorithm 19.4:
 - after executing code(e), both RS and CS have their original values
 - after executing the machine code produced by code(e), the value of e is stored in the topmost register of RS
- Shortcoming of Algorithm 19.4: multiple evaluation of common subexpressions (dynamic programming [Wilhelm/Maurer])

The Generation Phase III

- Invariants of Algorithm 19.4:
 - after executing code(e), both RS and CS have their original values
 - after executing the machine code produced by code(e), the value of e is stored in the topmost register of RS
- Shortcoming of Algorithm 19.4: multiple evaluation of common subexpressions (dynamic programming [Wilhelm/Maurer])

Example 19.5 (cf. Example 19.3)



(on the board)

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

Register Allocation by Graph Coloring

 Use unbounded number of symbolic registers for storing intermediate values

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from p on which r is read before being set

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from p on which r is read before being set
- 3 Life span of r = program points where r is live

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from p on which r is read before being set
- 3 Life span of r = program points where r is live
- Two registers are in collision if one is set in the life span of the other

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from p on which r is read before being set
- 3 Life span of r = program points where r is live
- Two registers are in collision if one is set in the life span of the other
- Yields register collision graph (nodes = life spans, edges = collisions)

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from p on which r is read before being set
- **3** Life span of r = program points where r is live
- Two registers are in collision if one is set in the life span of the other
- Yields register collision graph (nodes = life spans, edges = collisions)
- **5** Program executable with k real registers iff collision graph k-colorable

Outline

Generation of Machine Code

Register Allocation

Outlook

Further Topics in Compiler Construction

- Translation of higher-level constructs (modules, classes, ...)
- Translation of non-procedural languages
 - object-oriented (polymorphism, dynamic dispatch)
 - functional (higher-order functions, type checking/inference)
 - logic (unification, backtracking)
- Code optimization
- Symbol-table handling
- Error handling
- Bootstrapping

Exams & Seminar

Exams

- Friday, 25 July, 10:00–13:00, AH 1 (BSc), AH 4 (MSc)
- ② Wednesday, 3 September, 10:00-13:00, AH 4

Exams & Seminar

Exams

- Friday, 25 July, 10:00–13:00, AH 1 (BSc), AH 4 (MSc)
- Wednesday, 3 September, 10:00–13:00, AH 4

Winter Semester 2014/15: Trends in Computer-Aided Verification

- Axiomatic Verification [C. Jansen]
- Graph-Based Abstraction [T. Noll]
- Inductive Incremental Verification [T. Lange]
- Verification of Probabilistic Systems [K. van der Pol]
- Companion seminar: Probabilistic Programs
 [J.-P. Katoen, N. Jansen, B. Kaminski, F. Olmedo]

Lectures

Winter Semester 2014/15: Static Program Analysis

- Dataflow analysis
- Abstract interpretation
- Interprocedural analysis
- Pointer analysis



Lectures

Winter Semester 2014/15: Static Program Analysis

- Dataflow analysis
- Abstract interpretation
- Interprocedural analysis
- Pointer analysis

Summer Semester 2015: Semantics and Verification of Software

- Operational semantics
- Denotational semantics
- Axiomatic semantics
- Semantic equivalence
- Compiler correctness

