Semantics and Verification of Software

Summer Semester 2015

**Lecture 16: Nondeterminism and Parallelism II
(Channel Communication)**

Thomas Noll
Software Modeling and Verification Group
RWTH Aachen University

http://moves.rwth-aachen.de/teaching/ss-15/sv-sw/

Software Modeling and Verification Chair

RWTHAACHEN UNIVERSITY

Outline of Lecture 16

Recap: Shared-Variables Communication

Channel Communication

CSP Examples

Fairness in CSP

Summary: Nondeterminism and Parallelism

Software Modeling
and Verification Chair

RWTHAACHEN
UNIVERSITY

Recap: Shared-Variables Communication

The ParWHILE Language

Definition (Syntax of ParWHILE)

$$a ::= z \mid x \mid a_1 + a_2 \mid a_1 - a_2 \mid a_1 * a_2 \in AExp$$
$$b ::= t \mid a_1 = a_2 \mid a_1 > a_2 \mid \neg b \mid b_1 \wedge b_2 \mid b_1 \vee b_2 \in BExp$$
$$c ::= \texttt{skip} \mid x := a \mid c_1 \,;\, c_2 \mid \texttt{if } b \texttt{ then } c_1 \texttt{ else } c_2 \texttt{ end} \mid \texttt{while } b \texttt{ do } c \texttt{ end} \mid$$
$$c_1 \parallel c_2 \in Cmd$$

Semantics of ParWHILE II

Definition (Small-step execution relation for ParWHILE)

The small-step execution relation, $\rightarrow_1 \subseteq (Cmd \times \Sigma) \times (Cmd \times \Sigma)$, is defined by the following rules:

$$\frac{}{\langle \mathrm{skip}, \sigma \rangle \rightarrow_1 \langle \downarrow, \sigma \rangle}$$

$$\frac{\langle a, \sigma \rangle \rightarrow z}{\langle x := a, \sigma \rangle \rightarrow_1 \langle \downarrow, \sigma[x \mapsto z] \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \rightarrow_1 \langle c_1', \sigma' \rangle}{\langle c_1 ; c_2, \sigma \rangle \rightarrow_1 \langle c_1' ; c_2, \sigma' \rangle}$$

$$\frac{\langle b, \sigma \rangle \rightarrow \mathrm{true}}{\langle \mathrm{if}\ b\ \mathrm{then}\ c_1\ \mathrm{else}\ c_2\ \mathrm{end}, \sigma \rangle \rightarrow_1 \langle c_1, \sigma \rangle}$$

$$\frac{\langle b, \sigma \rangle \rightarrow \mathrm{false}}{\langle \mathrm{if}\ b\ \mathrm{then}\ c_1\ \mathrm{else}\ c_2\ \mathrm{end}, \sigma \rangle \rightarrow_1 \langle c_2, \sigma \rangle}$$

$$\frac{\langle b, \sigma \rangle \rightarrow \mathrm{false}}{\langle \mathrm{while}\ b\ \mathrm{do}\ c\ \mathrm{end}, \sigma \rangle \rightarrow_1 \langle \downarrow, \sigma \rangle}$$

$$\frac{\langle b, \sigma \rangle \rightarrow \mathrm{true}}{\langle \mathrm{while}\ b\ \mathrm{do}\ c\ \mathrm{end}, \sigma \rangle \rightarrow_1 \langle c; \mathrm{while}\ b\ \mathrm{do}\ c\ \mathrm{end}, \sigma \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \rightarrow_1 \langle c_1', \sigma' \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \rightarrow_1 \langle c_1' \parallel c_2, \sigma' \rangle}$$

$$\frac{\langle c_2, \sigma \rangle \rightarrow_1 \langle c_2', \sigma' \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \rightarrow_1 \langle c_1 \parallel c_2', \sigma' \rangle}$$

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Outline of Lecture 16

Recap: Shared-Variables Communication

Channel Communication

CSP Examples

Fairness in CSP

Summary: Nondeterminism and Parallelism

5 of 19

Semantics and Verification of Software
Summer Semester 2015
Lecture 16: Nondeterminism and Parallelism II
(Channel Communication)

Communicating Sequential Processes

- Approach: Communicating Sequential Processes (CSP) by T. Hoare and R. Milner

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Channel Communication

Communicating Sequential Processes

- Approach: Communicating Sequential Processes (CSP) by T. Hoare and R. Milner
- Models system of processors that
  - have (only) local store and
  - run a sequential program ("process")

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Channel Communication

Communicating Sequential Processes

- Approach: Communicating Sequential Processes (CSP) by T. Hoare and R. Milner
- Models system of processors that
  - have (only) local store and
  - run a sequential program ("process")
- Communication proceeds in the following way:
  - processes communicate along channels
  - process can send/receive on a channel if another process simultaneously performs the complementary I/O operation
  - $\Rightarrow$ no buffering (synchronous communication)

Software Modeling
and Verification Chair

RWTHAACHEN
UNIVERSITY

Channel Communication

Communicating Sequential Processes

- Approach: Communicating Sequential Processes (CSP) by T. Hoare and R. Milner
- Models system of processors that
    - have (only) local store and
    - run a sequential program ("process")
- Communication proceeds in the following way:
    - processes communicate along channels
    - process can send/receive on a channel if another process simultaneously performs the complementary I/O operation
    - $\Rightarrow$ no buffering (synchronous communication)
- New syntactic domains:

Channel names:	$\alpha, \beta, \gamma, \ldots \in Chn$
Input operations:	$\alpha?x$ where $\alpha \in Chn$, $x \in Var$
Output operations:	$\alpha!a$ where $\alpha \in Chn$, $a \in AExp$
Guarded commands:	$gc \in GCmd$

Syntax of CSP

Definition 16.1 (Syntax of CSP)

The syntax of CSP is given by

$$a ::= z \mid x \mid a_1 + a_2 \mid a_1 - a_2 \mid a_1 * a_2 \in AExp$$
$$b ::= t \mid a_1 = a_2 \mid a_1 > a_2 \mid \neg b \mid b_1 \wedge b_2 \mid b_1 \vee b_2 \in BExp$$
$$c ::= \texttt{skip} \mid x := a \mid \alpha?x \mid \alpha!a \mid$$
$$c_1 ; c_2 \mid \texttt{if } gc \texttt{ fi} \mid \texttt{do } gc \texttt{ od} \mid c_1 \parallel c_2 \in Cmd$$
$$gc ::= b \rightarrow c \mid b \wedge \alpha?x \rightarrow c \mid b \wedge \alpha!a \rightarrow c \mid gc_1 \,\square\, gc_2 \in GCmd$$

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Channel Communication

Syntax of CSP

> **Definition 16.1 (Syntax of CSP)**
>
> The syntax of CSP is given by
> $$a ::= z \mid x \mid a_1 + a_2 \mid a_1 - a_2 \mid a_1 * a_2 \in AExp$$
> $$b ::= t \mid a_1 = a_2 \mid a_1 > a_2 \mid \neg b \mid b_1 \wedge b_2 \mid b_1 \vee b_2 \in BExp$$
> $$c ::= \texttt{skip} \mid x := a \mid \alpha?x \mid \alpha!a \mid$$
> $$c_1 ; c_2 \mid \texttt{if } gc \texttt{ fi} \mid \texttt{do } gc \texttt{ od} \mid c_1 \parallel c_2 \in Cmd$$
> $$gc ::= b \to c \mid b \wedge \alpha?x \to c \mid b \wedge \alpha!a \to c \mid gc_1 \,\square\, gc_2 \in GCmd$$

- In $c_1 \parallel c_2$, commands c_1 and c_2 must not use common variables (only local store)
- Guarded command $gc_1 \,\square\, gc_2$ represents an alternative
- In $b \to c$, b acts as a guard that enables the execution of c only if evaluated to true
- $b \wedge \alpha?x \to c$ and $b \wedge \alpha!a \to c$ additionally require the respective I/O operation to be enabled
- If none of its alternatives is enabled, a guarded command gc fails (configuration fail)
- $\texttt{if}$ nondeterministically picks an enabled alternative
- A $\texttt{do}$ loop is iterated until its body fails

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP I

- Most important aspect: I/O operations
- E.g., $\langle \alpha?x; c, \sigma \rangle$ can only execute if a parallel command provides corresponding output

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP I

- Most important aspect: I/O operations
- E.g., $\langle \alpha?x; c, \sigma \rangle$ can only execute if a parallel command provides corresponding output
- $\Rightarrow$ Indicate communication potential by labels

$$L := \{\alpha?z \mid \alpha \in Chn, z \in \mathbb{Z}\} \cup \{\alpha!z \mid \alpha \in Chn, z \in \mathbb{Z}\}$$

- Yields following labelled transitions:

$$\langle \alpha?x; c_1, \sigma \rangle \xrightarrow{\alpha?z} \langle c_1, \sigma[x \mapsto z] \rangle \quad \text{(for all } z \in \mathbb{Z})$$
$$\langle \alpha!a; c_2, \sigma \rangle \xrightarrow{\alpha!z} \langle c_2, \sigma \rangle \qquad \text{(if } \langle a, \sigma \rangle \to z)$$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP I

- Most important aspect: I/O operations
- E.g., $\langle \alpha?x; c, \sigma \rangle$ can only execute if a parallel command provides corresponding output
- $\Rightarrow$ Indicate communication potential by labels

$$L := \{\alpha?z \mid \alpha \in \text{Chn}, z \in \mathbb{Z}\} \cup \{\alpha!z \mid \alpha \in \text{Chn}, z \in \mathbb{Z}\}$$

- Yields following labelled transitions:

$$\langle \alpha?x; c_1, \sigma \rangle \xrightarrow{\alpha?z} \langle c_1, \sigma[x \mapsto z] \rangle \quad (\text{for all } z \in \mathbb{Z})$$
$$\langle \alpha!a; c_2, \sigma \rangle \xrightarrow{\alpha!z} \langle c_2, \sigma \rangle \quad\quad (\text{if } \langle a, \sigma \rangle \to z)$$

- Now both commands, if running in parallel, can communicate:

$$\langle (\alpha?x; c_1) \parallel (\alpha!a; c_2), \sigma \rangle \to \langle c_1 \parallel c_2, \sigma[x \mapsto z] \rangle.$$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP I

- Most important aspect: I/O operations
- E.g., $\langle \alpha?x; c, \sigma \rangle$ can only execute if a parallel command provides corresponding output
- $\Rightarrow$ Indicate communication potential by labels

$$L := \{\alpha?z \mid \alpha \in Chn, z \in \mathbb{Z}\} \cup \{\alpha!z \mid \alpha \in Chn, z \in \mathbb{Z}\}$$

- Yields following labelled transitions:

$$\langle \alpha?x; c_1, \sigma \rangle \xrightarrow{\alpha?z} \langle c_1, \sigma[x \mapsto z] \rangle \quad \text{(for all } z \in \mathbb{Z})$$
$$\langle \alpha!a; c_2, \sigma \rangle \xrightarrow{\alpha!z} \langle c_2, \sigma \rangle \qquad \text{(if } \langle a, \sigma \rangle \to z)$$

- Now both commands, if running in parallel, can communicate:

$$\langle (\alpha?x; c_1) \parallel (\alpha!a; c_2), \sigma \rangle \to \langle c_1 \parallel c_2, \sigma[x \mapsto z] \rangle.$$

- To allow communication with other processes, the following transitions should also be enabled (for $\langle a, \sigma \rangle \to z$ and all $z' \in \mathbb{Z}$):

$$\langle (\alpha?x; c_1) \parallel (\alpha!a; c_2), \sigma \rangle \xrightarrow{\alpha?z'} \langle c_1 \parallel (\alpha!a; c_2), \sigma[x \mapsto z'] \rangle$$
$$\langle (\alpha?x; c_1) \parallel (\alpha!a; c_2), \sigma \rangle \xrightarrow{\alpha!z} \langle (\alpha?x; c_1) \parallel c_2, \sigma \rangle$$

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Channel Communication

Semantics of CSP II

Definition of transition relation

$$\xrightarrow{\lambda} \, \subseteq \, (\textit{Cmd} \times \Sigma) \times (\textit{Cmd} \times \Sigma) \cup (\textit{GCmd} \times \Sigma) \times (\textit{Cmd} \times \Sigma \cup \{\text{fail}\})$$

(see following slides)

- Marking λ can be a label or empty: $\lambda \in L \cup \{\varepsilon\}$
- Again: uniform treatment of configurations of the form $\langle c, \sigma \rangle \in \textit{Cmd} \times \Sigma$ and $\sigma \in \Sigma$:
    - σ interpreted as $\langle \downarrow, \sigma \rangle$ with "terminated" command $\downarrow$
    - $\downarrow$ satisfies $\downarrow; c = \downarrow \parallel c = c \parallel \downarrow = c$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP III

Definition 16.2 (Semantics of CSP – Commands (*Cmd*))

$$\overline{\langle \mathtt{skip}, \sigma \rangle \to \langle \downarrow, \sigma \rangle}$$

$$\frac{\langle a, \sigma \rangle \to z}{\langle x := a, \sigma \rangle \to \langle \downarrow, \sigma[x \mapsto z] \rangle}$$

$$\overline{\langle \alpha?x, \sigma \rangle \xrightarrow{\alpha?z} \langle \downarrow, \sigma[x \mapsto z] \rangle}$$

$$\frac{\langle a, \sigma \rangle \to z}{\langle \alpha!a, \sigma \rangle \xrightarrow{\alpha!z} \langle \downarrow, \sigma \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \xrightarrow{\lambda} \langle c_1', \sigma' \rangle}{\langle c_1; c_2, \sigma \rangle \xrightarrow{\lambda} \langle c_1'; c_2, \sigma' \rangle}$$

$$\frac{\langle gc, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}{\langle \mathtt{if}\ gc\ \mathtt{fi}, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}$$

$$\frac{\langle gc, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}{\langle \mathtt{do}\ gc\ \mathtt{od}, \sigma \rangle \xrightarrow{\lambda} \langle c; \mathtt{do}\ gc\ \mathtt{od}, \sigma' \rangle}$$

$$\frac{\langle gc, \sigma \rangle \to \mathsf{fail}}{\langle \mathtt{do}\ gc\ \mathtt{od}, \sigma \rangle \to \langle \downarrow, \sigma \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \xrightarrow{\lambda} \langle c_1', \sigma' \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \xrightarrow{\lambda} \langle c_1' \parallel c_2, \sigma' \rangle}$$

$$\frac{\langle c_2, \sigma \rangle \xrightarrow{\lambda} \langle c_2', \sigma' \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \xrightarrow{\lambda} \langle c_1 \parallel c_2', \sigma' \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \xrightarrow{\alpha?z} \langle c_1', \sigma' \rangle \quad \langle c_2, \sigma \rangle \xrightarrow{\alpha!z} \langle c_2', \sigma \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \to \langle c_1' \parallel c_2', \sigma' \rangle}$$

$$\frac{\langle c_1, \sigma \rangle \xrightarrow{\alpha!z} \langle c_1', \sigma \rangle \quad \langle c_2, \sigma \rangle \xrightarrow{\alpha?z} \langle c_2', \sigma' \rangle}{\langle c_1 \parallel c_2, \sigma \rangle \to \langle c_1' \parallel c_2', \sigma' \rangle}$$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Channel Communication

Semantics of CSP IV

$$\frac{\langle b, \sigma \rangle \to \text{true}}{\langle b \to c, \sigma \rangle \to \langle c, \sigma \rangle} \qquad \frac{\langle b, \sigma \rangle \to \text{false}}{\langle b \to c, \sigma \rangle \to \text{fail}}$$

$$\frac{\langle b, \sigma \rangle \to \text{true}}{\langle b \wedge \alpha?x \to c, \sigma \rangle \xrightarrow{\alpha?z} \langle c, \sigma[x \mapsto z] \rangle} \qquad \frac{\langle b, \sigma \rangle \to \text{false}}{\langle b \wedge \alpha?x \to c, \sigma \rangle \to \text{fail}}$$

$$\frac{\langle b, \sigma \rangle \to \text{true} \quad \langle a, \sigma \rangle \to z}{\langle b \wedge \alpha!a \to c, \sigma \rangle \xrightarrow{\alpha!z} \langle c, \sigma \rangle} \qquad \frac{\langle b, \sigma \rangle \to \text{false}}{\langle b \wedge \alpha!a \to c, \sigma \rangle \to \text{fail}}$$

$$\frac{\langle gc_1, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}{\langle gc_1 \, \Box \, gc_2, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle} \qquad \frac{\langle gc_2, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}{\langle gc_1 \, \Box \, gc_2, \sigma \rangle \xrightarrow{\lambda} \langle c, \sigma' \rangle}$$

$$\frac{\langle gc_1, \sigma \rangle \to \text{fail} \quad \langle gc_2, \sigma \rangle \to \text{fail}}{\langle gc_1 \, \Box \, gc_2, \sigma \rangle \to \text{fail}}$$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Outline of Lecture 16

CSP Examples

Example 16.3

(on the board)

1. $\text{do } (\text{true} \wedge \alpha?x \rightarrow \beta!x) \text{ od}$

   describes a process that repeatedly receives a value along α and forwards it along β (i.e., a one-place buffer)

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

CSP Examples

CSP Examples

Example 16.3

(on the board)

1. do (true $\wedge$ α?x $\rightarrow$ β!x) od
   describes a process that repeatedly receives a value along α and forwards it along β (i.e., a one-place buffer)

2. do true $\wedge$ α?x $\rightarrow$ β!x od $\|$ do true $\wedge$ β?y $\rightarrow$ γ!y od
   specifies a two-place buffer that receives along α and sends along γ (using β for internal communication)

13 of 19

Semantics and Verification of Software
Summer Semester 2015
Lecture 16: Nondeterminism and Parallelism II
(Channel Communication)

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

CSP Examples

Example 16.3

(on the board)

1. do $(\text{true} \wedge \alpha?x \rightarrow \beta!x)$ od
   describes a process that repeatedly receives a value along α and forwards it along β (i.e., a one-place buffer)

2. do $\text{true} \wedge \alpha?x \rightarrow \beta!x$ od $\|$ do $\text{true} \wedge \beta?y \rightarrow \gamma!y$ od
   specifies a two-place buffer that receives along α and sends along γ (using β for internal communication)

3. Nondeterministic choice between input channels:
   i. if $(\text{true} \wedge \alpha?x \rightarrow c_1 \,\square\, \text{true} \wedge \beta?y \rightarrow c_2)$ fi
   ii. if $(\text{true} \rightarrow (\alpha?x; c_1) \,\square\, \text{true} \rightarrow (\beta?y; c_2))$ fi
   Expected: progress whenever environment provides data on α or β
   i. correct
   ii. incorrect (can deadlock)

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Outline of Lecture 16

Semantics and Verification of Software
Summer Semester 2015
Lecture 16: Nondeterminism and Parallelism II
(Channel Communication)

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Fairness in CSP

Fairness I

- Informally: unfair behaviour excludes processes from being executed
- Here: consider parallel composition of $n \geq 1$ sequential programs with executions of the form $\kappa_0 \rightarrow \kappa_1 \rightarrow \kappa_2 \rightarrow \ldots$ where $\kappa_j = \langle c_1^{(j)} \parallel \ldots \parallel c_n^{(j)}, \sigma_j \rangle$ and, for some $1 \leq i \leq n$ and $k_0 \in \mathbb{N}$, $c_i^{(k)} = c_i^{(k_0)}$ for all $k \geq k_0$
- But: only unfair if c_i not enabled

Fairness in CSP

Fairness I

- Informally: unfair behaviour excludes processes from being executed
- Here: consider parallel composition of $n \geq 1$ sequential programs with executions of the form $\kappa_0 \to \kappa_1 \to \kappa_2 \to \ldots$ where $\kappa_j = \langle c_1^{(j)} \parallel \ldots \parallel c_n^{(j)}, \sigma_j \rangle$ and, for some $1 \leq i \leq n$ and $k_0 \in \mathbb{N}$, $c_i^{(k)} = c_i^{(k_0)}$ for all $k \geq k_0$
- But: only unfair if c_i not enabled

Definition 16.4 (Enabledness)

c_i is enabled in configuration $\kappa = \langle c_1 \parallel \ldots \parallel c_n, \sigma \rangle$ if there exists $\kappa' = \langle c_1' \parallel \ldots \parallel c_n', \sigma' \rangle$ with $\kappa \to \kappa'$ and $c_i' \neq c_i$.

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Fairness in CSP

Fairness I

- Informally: unfair behaviour excludes processes from being executed
- Here: consider parallel composition of $n \geq 1$ sequential programs with executions of the form $\kappa_0 \to \kappa_1 \to \kappa_2 \to \ldots$ where $\kappa_j = \langle c_1^{(j)} \parallel \ldots \parallel c_n^{(j)}, \sigma_j \rangle$ and, for some $1 \leq i \leq n$ and $k_0 \in \mathbb{N}$, $c_i^{(k)} = c_i^{(k_0)}$ for all $k \geq k_0$
- But: only unfair if c_i not enabled

Definition 16.4 (Enabledness)

c_i is enabled in configuration $\kappa = \langle c_1 \parallel \ldots \parallel c_n, \sigma \rangle$ if there exists $\kappa' = \langle c_1' \parallel \ldots \parallel c_n', \sigma' \rangle$ with $\kappa \to \kappa'$ and $c_i' \neq c_i$.

Example 16.5

1. $x := 0$ enabled in $\langle x := 0 \parallel y := 1, \sigma \rangle$ (actually always enabled)
2. $\alpha?x$ enabled in $\langle \alpha?x \parallel \alpha!0, \sigma \rangle$
3. $\alpha?x$ not enabled in $\langle \alpha?x \parallel \beta!1, \sigma \rangle$

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Fairness II

Definition 16.6 (Fairness)

An execution $\kappa_0 \to \kappa_1 \to \kappa_2 \to \ldots$ where $\kappa_j = \langle c_1^{(j)} \parallel \ldots \parallel c_n^{(j)}, \sigma_j \rangle$ and, for some $1 \leq i \leq n$ and $k_0 \in \mathbb{N}$, $c_i^{(k)} = c_i^{(k_0)}$ for all $k \geq k_0$ is called

1. strongly unfair if $c_i^{(k)}$ is enabled in κ_k for all $k \geq k_0$
2. weakly unfair if $c_i^{(k)}$ is enabled in κ_k for infinitely many $k \geq k_0$

Fairness III

Example 16.7

1. $\langle$ do true $\rightarrow x := x + 1$ od $\parallel y := y + 1, \ldots \rangle$
   $\rightarrow \langle x := x + 1; \text{do true} \rightarrow x := x + 1 \text{ od} \parallel y := y + 1, \ldots \rangle$
   $\rightarrow \langle$ do true $\rightarrow x := x + 1$ od $\parallel y := y + 1, \ldots \rangle \rightarrow \ldots$
   is strongly unfair since $y := y + 1$ is always enabled

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Fairness in CSP

Fairness III

Example 16.7

1. $\langle \text{do true} \to x := x + 1 \text{ od} \parallel y := y + 1, \ldots \rangle$
   $\to \langle x := x + 1; \text{do true} \to x := x + 1 \text{ od} \parallel y := y + 1, \ldots \rangle$
   $\to \langle \text{do true} \to x := x + 1 \text{ od} \parallel y := y + 1, \ldots \rangle \to \ldots$
   is strongly unfair since $y := y + 1$ is always enabled

2. $\langle \text{do true} \to x := x + 1 \text{ od} \parallel \alpha!1 \parallel \alpha?y, \ldots \rangle$
   $\to \langle x := x + 1; \text{do true} \to x := x + 1 \text{ od} \parallel \alpha!1 \parallel \alpha?y, \ldots \rangle$
   $\to \langle \text{do true} \to x := x + 1 \text{ od} \parallel \alpha!1 \parallel \alpha?y, \ldots \rangle \to \ldots$
   is strongly unfair since both I/O operations are always enabled

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY

Fairness in CSP

Fairness III

Example 16.7

1. $\langle$ do true $\to x := x + 1$ od $\| y := y + 1, \ldots \rangle$
   $\to \langle x := x + 1; $ do true $\to x := x + 1$ od $\| y := y + 1, \ldots \rangle$
   $\to \langle$ do true $\to x := x + 1$ od $\| y := y + 1, \ldots \rangle \to \ldots$
   is strongly unfair since $y := y + 1$ is always enabled

2. $\langle$ do true $\to x := x + 1$ od $\| \alpha!1 \| \alpha?y, \ldots \rangle$
   $\to \langle x := x + 1; $ do true $\to x := x + 1$ od $\| \alpha!1 \| \alpha?y, \ldots \rangle$
   $\to \langle$ do true $\to x := x + 1$ od $\| \alpha!1 \| \alpha?y, \ldots \rangle \to \ldots$
   is strongly unfair since both I/O operations are always enabled

3. $\langle$ do $\alpha!1 \to$ skip od $\|$ do $\alpha?x \to$ skip od $\| \alpha?y, \ldots \rangle$
   $\to \langle$ skip; do $\alpha!1 \to$ skip od $\|$ skip; do $\alpha?x \to$ skip od $\| \alpha?y, \ldots \rangle$
   $\to \langle$ skip; do $\alpha!1 \to$ skip od $\|$ do $\alpha?x \to$ skip od $\| \alpha?y, \ldots \rangle$
   $\to \langle$ do $\alpha!1 \to$ skip od $\|$ do $\alpha?x \to$ skip od $\| \alpha?y, \ldots \rangle \to \ldots$
   is weakly unfair since $\alpha?y$ is enabled in every third configuration

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Summary: Nondeterminism and Parallelism

Outline of Lecture 16

Recap: Shared-Variables Communication

Channel Communication

CSP Examples

Fairness in CSP

Summary: Nondeterminism and Parallelism

Software Modeling
and Verification Chair

RWTH AACHEN UNIVERSITY

Summary: Nondeterminism and Parallelism

Summary: Nondeterminism and Parallelism

- Important modelling aspects:
  - parallelism (here: interleaving = nondeterminism + sequential execution)
  - interaction (here: via shared variables/channels)
- Interleaving requires small-step execution relation
- Parallelism raises new issues such as fairness

Software Modeling
and Verification Chair

RWTH AACHEN
UNIVERSITY