Compiler Construction Lecture 19: Code Generation V (Machine Code)

Thomas Noll

Lehrstuhl für Informatik 2 (Software Modeling and Verification)



noll@cs.rwth-aachen.de

http://moves.rwth-aachen.de/teaching/ss-14/cc14/

Summer Semester 2014

Generation of Machine Code

2 Register Allocation





Conceptual Structure of a Compiler



The Compiler Backend

Final step: translation of (optimized) abstract machine code into "real" machine code (possibly followed by assembling phase)

Goal: runtime and storage efficiency

- fast backend
- fast and compact code
- Iow memory requirements for data

Memory hierarchy: decreasing speed & costs

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache ("fast" RAM)
- main memory ("slow" RAM)
- background storage (disks, sticks, ...)

Principle: use fast memory whenever possible

- evaluation of expressions in registers (instead of data/runtime stack)
- code/procedure stack/heap in main memory

Instruction set: depending on

- number of operands
- type of operands
- addressing modes



Code Generation Phases

Register allocation: registers used for

- values of (frequently used) variables and intermediate results
- computing memory addresses (array indexing, ...)
- passing parameters to procedures/functions

Instruction selection:

- translation of abstract instructions into (sequences of) real instructions
- employ special instructions for efficiency (e.g., INC(x) rather than ADD(x, 1))

(e.g., INC(X) father than ADD(X,1))

Instruction scheduling (placement): increase level of parallelism and/or pipelining by smart ordering of instructions Generation of Machine Code







Register Allocation

Example 19.1

Assignment: z := (u+v) - (w - (x+v))Target machine with r registers R_0 , R_1 , ..., R_{r-1} and main memory M Instruction types: $R_i := M[a]$ $M[a] := R_i$ $R_i := R_i \text{ op } M[a]$

 $R_i := R_i \quad op \quad R_j$ (with address a)

```
Instruction sequence Shorter sequence: for r = 2:
```

```
R_0 := M[u]
                            R_0 := M[w]
   R_0 := R_0 + M[v]
                            R_1 := M[x]
  R_1 := M[x]
                            R_1 := R_1 + M[v]
   R_1 := R_1 + M[y]
                            R_0 := R_0 - R_1
M[t] := R_1
                            R_1 := M[u]
   R_1 := M[w]
                            R_1 := R_1 + M[v]
   R_1 := R_1 - M[t]
                            R_1 := R_1 - R_0
   R_0 := R_0 - R_1
                         M[z] := R_1
M[z] := R_0
```

- Reason: first variant requires intermediate storage t for x+y
- How to compute systematically?
- Idea: start with register-intensive subexpressions

RWTHAACHEN

Compiler Construction

Register Optimization

- Let $e = e_1 op e_2$.
- Assumption: e_i requires r_i registers for evaluation
- Evaluation of e:
 - if $r_1 < r_2 \le r$, then e can be evaluated using r_2 registers:
 - (1) evaluate e_2 (using r_2 registers)
 - keep result in 1 register
 - **(a)** evaluate e_1 (using $r_1 + 1 \le r_2$ registers in total)
 - combine results
 - if $r_2 < r_1 \le r$, then *e* can be evaluated using r_1 registers
 - if $r_1 = r_2 < r$, then e can be evaluated using $r_1 + 1$ registers
 - if more than *r* registers required: use main memory as intermediate storage
- The corresponding optimization algorithm works in two phases:
 - Marking phase (computes r_i values)
 - Generation phase (produces actual code)

(for details see Wilhelm/Maurer: *Übersetzerbau, 2. Auflage*, Springer, 1997, Sct. 12.4)

The Marking Phase

Algorithm 19.2 (Marking phase)

Input: expression (with binary operators op and variables x) Procedure: recursively compute

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: number of required registers r(e)

Example 19.3 (cf. Example 19.1)

e = (u+v)-(w-(x+y)):





- **Goal:** generate optimal (= shortest) code for evaluating expression *e* with register requirement *r*(*e*)
- Data structures used in Algorithm 19.4:

 RS: stack of available registers (initially: all registers; never empty)
 CS: stack of available main memory cells

• Auxiliary procedures used in Algorithm 19.4:

output: outputs the argument as code top: returns the topmost entry of a stack S (leaving S unchanged) pop: removes and returns the topmost entry of a stack push: puts an element onto a stack

exchange: exchanges the two topmost elements of a stack



The Generation Phase II

Algorithm 19.4 (Generation phase)

Input: expression e, annotated with register requirement r(e)Variables: RS: stack of registers; CS: stack of memory cells; R: register; C: memory cell; Procedure: recursive execution of procedure code(e), defined by code(e) :=(1) if e = x, r(x) = 1: % left leaf (4) if $e = e_1$ op e_2 , $r(e_1) \ge r(e_2)$, output(top(RS) := M[x]) $r(e_2) < r$: $code(e_1);$ (2) if $e = e_1$ op y, r(y) = 0: % right leaf R := pop(RS); $code(e_1);$ $code(e_2);$ output(top(RS):=top(RS) op M[y])output(R:=R op top(RS));(3) if $e = e_1$ op e_2 , $r(e_1) < r(e_2)$, $r(e_1) < r$: push(RS, R)exchange(RS); (5) if $e = e_1$ op e_2 , $r(e_1) \ge r$, $r(e_2) \ge r$: $code(e_2);$ $code(e_2);$ R := pop(RS);C := pop(CS); $code(e_1);$ output(M[C]:=top(RS));output(top(RS):=top(RS) op R); $code(e_1);$ push(RS, R);output(top(RS):=top(RS) op M[C]);exchange(RS)push(CS, C)

Output: optimal (= shortest) code for evaluating e



The Generation Phase III

- Invariants of Algorithm 19.4:
 - after executing *code(e)*, both *RS* and *CS* have their original values
 - after executing the machine code produced by code(e), the value of e is stored in the topmost register of RS

 Shortcoming of Algorithm 19.4: multiple evaluation of common subexpressions (→ dynamic programming [Wilhelm/Maurer])

Example 19.5 (cf. Example 19.3)



(on the board)

RWITHAACHEN

Register Allocation by Graph Coloring

- Algorithm 19.4: register allocation for single expressions
- Required: global allocation within program/procedure body
- Approach: graph coloring

Register Allocation by Graph Coloring

- Use unbounded number of symbolic registers for storing intermediate values
- ② Consider life span of symbolic registers: r is live at program point p if
 - there is a path to p on which r is set and
 - there is a path from *p* on which *r* is read before being set
- Solution Life span of r = program points where r is live
- Two registers are in collision if one is set in the life span of the other
- Sields register collision graph (nodes = life spans, edges = collisions)
- Program executable with k real registers iff collision graph k-colorable

Generation of Machine Code

2 Register Allocation





Further Topics in Compiler Construction

- Translation of higher-level constructs (modules, classes, ...)
- Translation of non-procedural languages
 - object-oriented (polymorphism, dynamic dispatch)
 - functional (higher-order functions, type checking/inference)
 - logic (unification, backtracking)
- Code optimization
- Symbol-table handling
- Error handling
- Bootstrapping

Exams

- Friday, 25 July, 10:00–13:00, AH 1 (BSc), AH 4 (MSc)
- Wednesday, 3 September, 10:00–13:00, AH 4

Winter Semester 2014/15: Trends in Computer-Aided Verification

- Axiomatic Verification [C. Jansen]
- Graph-Based Abstraction [T. Noll]
- Inductive Incremental Verification [T. Lange]
- Verification of Probabilistic Systems [K. van der Pol]
- Companion seminar: Probabilistic Programs [J.-P. Katoen, N. Jansen, B. Kaminski, F. Olmedo]



Winter Semester 2014/15: Static Program Analysis

- Dataflow analysis
- Abstract interpretation
- Interprocedural analysis
- Pointer analysis

Summer Semester 2015: Semantics and Verification of Software

- Operational semantics
- Denotational semantics
- Axiomatic semantics
- Semantic equivalence
- Compiler correctness

